Distributed Shared Memory

• Shared Memory Systems

• Consistency Models

• Distributed Shared Memory Systems
  – page based
  – shared-variable based

• Reading:
  – Coulouris: Distributed Systems, Addison Wesley, Chapter 17

Distributed Shared Memory

• Shared memory: difficult to realize vs. easy to program with.

• Distributed Shared Memory (DSM): have collection of workstations share a single, virtual address space.

• Vanilla implementation:
  – references to local pages done in hardware.
  – references to remote page cause HW page fault; trap to OS; load the page from remote; restart faulting instruction.

• Optimizations:
  – share only selected portions of memory.
  – replicate shared variables on multiple machines.
Shared Memory

- DSM in context of shared memory for multiprocessors.

- Shared memory in multiprocessors:
  - On-chip memory
    - multiport memory, huh?
  - Bus-based multiprocessors
    - cache coherence
  - Ring-based multiprocessors
    - no centralized global memory.
  - Switched multiprocessors
    - directory based
  - NUMA (Non-Uniform Memory Access) multiprocessors
    - no attempt made to hide remote-memory access latency

Bus-Based Multiprocessors

- snooping caches
- cache consistency protocols
- write through:

<table>
<thead>
<tr>
<th>Event</th>
<th>Action taken by a cache in response to its own CPU’s operation</th>
<th>Action taken by a cache in response to remote CPU’s operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read miss</td>
<td>Fetch data from memory and store in cache</td>
<td>(No action)</td>
</tr>
<tr>
<td>Read hit</td>
<td>Fetch data from local cache</td>
<td>(No action)</td>
</tr>
<tr>
<td>Write miss</td>
<td>Update data in memory and store in cache</td>
<td>(No action)</td>
</tr>
<tr>
<td>Write hit</td>
<td>Update memory and cache</td>
<td>Invalidate cache entry</td>
</tr>
</tbody>
</table>
Bus-based Multiprocessors: Write-Once Cache Protocol

1. Initial state
Word with value W1 is in memory and also cached in B.

2. A reads word and gets W1. B does not respond, but memory does.

3. A writes value W2. B invalidates entry. A’s copy is marked dirty. Subsequent writes are done locally, without bus traffic.

4. C reads or writes to word. A sees request, provides the value, and invalidates local entry. C now has only valid copy.

Ring-Based Multiprocessors

- No centralized global memory.
- Memory blocks in shared space have home memory field.
- Read:
  1. wait for token
  2. send out request
  3. some machine has block; puts it in token, clear exclusive bit.
- Write:
  - block local; only copy
    • write locally
  - block is local; not only copy
    • send out invalidation packet
    • set exclusive field
  - block not local
    • send out request/invalidation
Switched Multiprocessors (Dash)

Comparison of Shared Memory Systems

hardware-controlled caching

managed by MMU

single-bus multi-processor

sequent firefly

remote access in hardware

software-controlled caching

managed by OS

switched multi-processor

Dash Alewife

managed by language runtime system

NUMA machine

Cm* Butterfly

remote access in software

Page-based DSM

Ivy Mirage

Shared variable DSM

Munin Midway

Object based DSM

Linda Orca
Consistency Models

- Single copy of writeable page:
  - simple, but expensive for heavily shared pages
- Multiple copies of writeable page
  - how to keep pages \textit{consistent}?

- Perfect consistency is expensive.
- How to relax consistency requirements?

- \textbf{Consistency model}
  \textit{Contract between application and memory.}
  \textit{If application agrees to obey certain rules, memory promises to work correctly.}

Consistency Models

- \textbf{Strict} consistency
- \textbf{Sequential} consistency
- \textbf{Causal} consistency
- \textbf{PRAM} (pipeline RAM) consistency
- \textbf{Weak} consistency
- \textbf{Release} consistency

- increasing restrictions on application software
- increasing performance
Strict Consistency

- Most stringent consistency model:
  
  Any read to a memory location \( x \) returns the value stored
  by the most recent write operation to \( x \).

- strict consistency observed in uni-processor systems.
- has come to be expected by uni-processor programmers
  –very unlikely to be supported by any multiprocessor
- All writes are immediately visible by all processes
- Absolute global time order is maintained
- Two scenarios:

  \[
  \begin{array}{c}
  \text{P1: } W(x)1 \\
  \text{P2: } R(x)1 \\
  \end{array}
  \begin{array}{c}
  \text{P1: } W(x)1 \\
  \text{P2: } R(x)0 \quad R(x)1 \\
  \end{array}
  \]

Sequential Consistency

- Strict consistency nearly impossible to implement.
- Programmers can manage with weaker models.
- Sequential consistency [Lamport 79]
  
  The result of any execution is the same as if the operations of all
  processors were executed in some sequential order, and the
  operations of each individual processor appear in this sequence in the
  order specified by its program.

- Any valid interleaving is acceptable, but all processes must
  see the same sequence of memory references.
- Scenarios:

  \[
  \begin{array}{c}
  \text{P1: } W(x)1 \\
  \text{P2: } R(x)0 \quad R(x)1 \\
  \end{array}
  \begin{array}{c}
  \text{P1: } W(x)1 \\
  \text{P2: } R(x)1 \quad R(x)1 \\
  \end{array}
  \]

- Sequential consistency does not guarantee that read returns
  value written by another process anytime earlier.
- Results are not deterministic.
Sequential Consistency (cont)

• Implementation on DSM or multiprocessor
  – ensure that memory operation started only after all previous ones have been completed
  – example: use totally-ordered reliable broadcast mechanism to broadcast operations on shared variables
  – remember: exact order of operations does not matter as long as processes agree on the order of operations on the shared memory.

• Sequential consistency is programmer-friendly but expensive

Causal Consistency

• Weaken sequential consistency by making distinction between events that are potentially causally related and events that are not.

• USENET scenario: causality relations may be violated by propagation delays.

• Causal consistency:

  *Write that are potentially causally related must be seen by all processes in the same order. Concurrent writes may be seen in a different order on different machines.*

• Scenario

\[
\begin{array}{c}
P1: & W(x)1 & W(x)3 \\
P2: & R(x)1 & W(x)2 \\
P3: & R(x)1 & R(x)3 & R(x)2 \\
P4: & R(x)1 & R(x)2 & R(x)3 \\
\end{array}
\]
Causal Consistency (cont)

- Other scenarios:

  P1: \( W(x) \)
  P2: \( R(x) \) \( W(x) \)
  P3: \( R(x) \)
  P4: \( R(x) \)

PRAM (pipelined RAM) Consistency

- Drop requirement that causally-related writes must be seen in same order by all machines.
- PRAM consistency:
  \textit{Writes done by a single process are received by all other processes in the order in which they were issued, but writes from different processes may be seen in a different order by different processes.}
- Scenario:

  P1: \( W(x) \)
  P2: \( W(x) \)
  P3: \( R(x) \)
  P4: \( R(x) \)

- Easy to implement: all writes generated by different processors are concurrent
- Counterintuitive result:

  P1: \( a = 1; \)  
  \( \text{if} \ (b=0) \ \text{kill}(P2); \)
  P2: \( b = 1; \)  
  \( \text{if} \ (a=0) \ \text{kill}(P1); \)
**Weak Consistency**

- PRAM consistency still unnecessarily restrictive for many applications: requires that writes originating in single process be seen everywhere in order.

- Example:
  - reading and writing of shared variables in tight loop inside a critical section.
  - Other processes are not supposed to touch variables, but writes are propagated to all memories anyway.

- Introduce **synchronization variable**:
  - When synchronization completes, all writes are propagated outward and all writes done by other machines are brought in.
  - All shared memory is synchronized.

---

**Weak Consistency (cont)**

1. Accesses to synchronization variables are sequentially ordered.
2. No access to a synchronization variable is allowed to be performed until all previous writes have completed everywhere.
3. No data access (read or write) is allowed to be performed until all previous accesses to synchronization variables have been performed.

- All processes see accesses to synchronization variables in same order.
- Accessing a synchronization variable “flushes the pipeline” by forcing writes to complete.
- By doing synchronization before reading shared data, a process can be sure of getting the most recent values.

**Scenarios:**

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Actions</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1:</td>
<td>W(x)1 W(x)2 S</td>
</tr>
<tr>
<td>P2:</td>
<td>R(x)1 R(x)2 S</td>
</tr>
<tr>
<td>P3:</td>
<td>R(x)1 R(x)1 S</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Actions</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1:</td>
<td>W(x)1 W(x)2 S</td>
</tr>
<tr>
<td>P2:</td>
<td>S R(x)1</td>
</tr>
</tbody>
</table>
Release Consistency

• Problem with weak consistency:
  – When synchronization variable is accessed, we don’t know if process is finished writing shared variables or about to start reading them.
  – Need to propagate all local writes to other machines and gather all writes from other machines.
• Operations:
  – acquire critical region: c.s. is about to be entered.
    • make sure that local copies of variables are made consistent with remote ones.
  – release critical region: c.s. has just been exited.
    • propagate shared variables to other machines.
  – Operations may apply to a subset of shared variables
• Scenario:

<table>
<thead>
<tr>
<th>P1: Acq(L) W(x)1 W(x)2) Rel(L)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P2: Acq(L) R(x)2 Rel(L)</td>
</tr>
<tr>
<td>P3:                        R(x)1</td>
</tr>
</tbody>
</table>

Release Consistency (cont)

• Possible implementation
  – Acquire:
    1. Send request for lock to synchronization processor; wait until granted.
    2. Issue arbitrary read/writes to/from local copies.
  – Release:
    1. Send modified data to other machines.
    2. Wait for acknowledgements.
    3. Inform synchronization processor about release.
  – Operations on different locks happen independently.
• Release consistency:
  1. Before an ordinary access to a shared variable is performed, all previous acquires done by the process must have completed successfully.
  2. Before a release is allowed to be performed, all previous reads and writes done by the process must have completed.
  3. The acquire and release accesses must be PRAM consistent (processor consistent) (sequential consistency is not required!)
Consistency Models: Summary

<table>
<thead>
<tr>
<th>Consistency</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Strict</td>
<td>Absolute time ordering of all shared accesses matters</td>
</tr>
<tr>
<td>Sequential</td>
<td>All processes see all shared accesses in the same order</td>
</tr>
<tr>
<td>Causal</td>
<td>All processes see all causally-related shared accesses in the same order</td>
</tr>
<tr>
<td>PRAM</td>
<td>All processes see writes from each processor in the order they were issued. Writes from different processors may not always be in the same order.</td>
</tr>
<tr>
<td>Weak</td>
<td>Shared data can only be counted on to be consistent after a synchronization is done</td>
</tr>
<tr>
<td>Release</td>
<td>Shared data are made consistent when a critical region is exited</td>
</tr>
</tbody>
</table>

Page-Based DSM

- **NUMA**
  - processor can directly reference local and remote memory locations
  - no software intervention
- **Workstations on network**
  - can only reference local memory
- **Goal of DSM**
  - add software to allow NOWs to run multiprocessor code
  - simplicity of programming
  - “dusty deck” problem
Basic Design

- Emulate cache of multiprocessor using the MMU and system software

![Memory Map Diagram]

Design Issues

- Replication
  - replicate read-only portions
  - replicate read and write portions

- Granularity
  - restriction: memory portions multiples of pages
  - pros of large portions:
    - amortize protocol overhead
    - locality of reference
  - cons of large portions
    - false sharing!

![Processor Diagram]
Design Issues (cont)

- Achieving Sequential Consistency
  - Only one copy of each page
    - consistency trivially guaranteed
  - Replicated pages:
    - read-only pages:
      - ok
    - read-write pages
      - read operation
        - install local copy, make it read-only
      - write operation
        - update or invalidate other copies?
        - invalidation typically used (why?)
  - Typical protocol
    - R (readable), W (readable and writeable) pages
    - each page has owner; process that most recently wrote to page

A Protocol for Sequential Consistency (reads)
A Protocol for Sequential Consistency (write)

• Finding the Owner
  – broadcast request for owner
    • combine request with requested operation
    • problem: broadcast effects all participants (interrupts all processors), uses network bandwidth
  – page manager
    • possible hot spot
    • multiple page manager, hash on page address
  – probable owner
    • each process keeps track of probable owner
    • periodically refresh information about current owners

Design Issues (cont)
Design Issues (cont)

• Finding the copies
  – How to find the copies when they must be invalidated
  – broadcast requests
    • what when broadcasts are not reliable?
  – copysets
    • maintained by page manager or by owner

Design Issues (cont)

• Synchronization
  – locks
  – semaphores
  – barrier locks

  – Traditional synchronization mechanisms for multiprocessors don’t work; why?
  – Synchronization managers
Shared-Variable DSM

- Is it necessary to share entire address space?
- Share individual variables.
- more variety in possible update algorithms for replicated variables
- opportunity to eliminate false sharing

- Examples: Munin (predecessor of Threadmarks)


Munin [Bennet et al, 1990]

- Use MMU: place each shared object onto separate page.

- Annotate declarations of shared variables.
  - keyword shared
  - compiler puts variable on separate page

- Synchronization:
  - lock variables
  - barriers
  - condition variables

- Release consistency
- Multiple update protocols
- Directories for data location
Release Consistency in Munin

- Uses (eager) release consistency
- Critical regions
  - writes to shared variables occur inside critical region
  - reads can occur anywhere
  - when critical region exited, modified variables are brought up to date on all machines.
- Three classes of variables:
  - ordinary variable:
    - not shared; can be written only by process that created them.
  - shared data variables:
    - visible to multiple processes; appear sequentially consistent.
  - synchronization variable:
    - accessible via system-supplied access procedures
    - lock/unlock for locks, increment/wait for barriers

Release Consistency in Munin (cont)

- Example:

```c
lock(L);
a=1;  /* changes to
b=2;  * shared
   
c=3;  * variables*/
unlock(L);
```
Multiple Protocols

- Annotations for shared-variable declarations:
  - read-only
    - do not change after initialization; no consistency problems
    - protected by MMU
  - migratory
    - not replicated; migrate from machine to machine as critical regions are entered
    - associated with a lock
  - write-shared
    - safe for multiple programs to write to it
    - use ‘diff’ protocol to resolve multiple writes to same variable
  - conventional
    - treated as in conventional page-based DSM: only one copy of writeable page; moved between processors.

Twin Pages in Munin

- Initially, write-shared page is marked as read-only.
- When write occurs, twin copy of page is made, and original page becomes read/write
- Release:
  - word-by-word comparison of dirty pages with their twins
  - send the differences to all processes needing them
  - reset page to read-only
  - compare incoming pages for modified words
  - if both local and incoming word have been modified, signal runtime error

```
<table>
<thead>
<tr>
<th>R</th>
<th>twin RW</th>
<th>twin RW</th>
<th>twin RW</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>6 6</td>
<td>6 8</td>
<td>6 8</td>
</tr>
</tbody>
</table>

message sent
word 4
6→>8
```
Sequential vs Release Consistent Memory

Process1:
/* wait for process 2 */
wait_at_barrier(b);
for(i=0;i<n;i+=2)
    a[i] = a[i]+f(i);
/* wait until proc 2 is done */
wait_at_barrier(b);

Process2:
/* wait for process 1 */
wait_at_barrier(b);
for(i=1;i<n;i+=2)
    a[i] = a[i]+g(i);
/* wait until proc 1 is done */
wait_at_barrier(b);